























The aim for the loop delay Tloop is to have: 
 
Tloop = Trev - k1 Trf     (k1 integer) 
with 
k1 Trf ≈ 330 ns (cavity group delay) 
 
⇔   k1 = 330 h/Trev [ns] 
 
We can compute the ideal k1 for the 3 different energies attained in the PS, where h can 
change. 
 
Injection (1 GeV) ,   Trev = 2396 ns 
Intermediate (3.5 GeV) , Trev = 2167 ns 




From injection to 3.5 GeV, acceleration at h = 20. 
At 3.5 GeV bunch merging with h = 10. 





k1  injection k1  intermediate k1  ejection Best k1 fit 
20 2.75 3.05 3.15 3 
19 2.62 2.89 2.99 3 
18 2.48 2.74 2.83 3 
17 2.34 2.59 2.68 3 
16 2.2 2.44 2.52 2 
15 2.07 2.28 2.36 2 
14 1.93 2.13 2.2 2 
13 1.79 1.98 2.05 2 
12 1.65 1.83 1.89 2 
11 1.51 1.68 1.73 2 
10 1.38 1.52 1.57 1 
9 1.24 1.37 1.42 1 
8 1.1 1.22 1.26 1 
 
 
The best k1 fit (last column) is the closer integer with respect to the second and third column 
(which correspond to the harmonic changes). When the computed k1 is close from x.5, the 
best is to take x instead of x+1 because it means a longer loop delay and so more margin for 
the hardware. 
 
The “Clock Generation” in relation with the “Automatic Delay Compensation” is designed to 
create the  k1 Trf  delay correction into the loop and also to compensate the k2 Trf delay given 
by the Notch filter. 
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k2 = 2.5/4 = 0.625 for the 8 bit notch filter 
k2 = 1.5/4 = 0.375 for the 10 bit notch filter 
 
The actual system is designed to compensate the cavity group delay with a fixed k1 . 
 
Let us see now what the best choice for a fixed k1 is. 
 
The error on the group delay is: 
 
ετ = (k1 Trev /h ) - 330 ns 
 
and the phase error per each revolution harmonics is: 
 
εϕ π ετrev revf= ⋅ ⋅2  
 
 





















20 -225 39 -120 21 -15 3 
19 -219 38 -109 19 1 0.2 
18 -213 37 -97 17 19 3 
17 -206 35 -83 14 40 7 
16 -199 34 -68 12 63 11 
15 -190 32 -50 9 89 15 
14 -180 31 -30 5 119 20 
13 -169 29 -7 1 154 26 
12 -155 27 19 3 194 33 
11 -139 24 51 9 242 41 
10 -120 21 89 15 299 51 
9 -97 17 136 23 369 63 
8 -68 12 194 33 456 78 
 
 
The best choice seems to be k1 = 2, but unfortunately the incompressible delay of the loop is 
such that the total  Trev - 2 Trf  value can’t be reached for the lower h. 
 
At 26 GeV and h = 8, the desired loop delay would be 1572 ns. 
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This value is to be compared with the sum of: 
1505 ns of incompressible delay 
2/80 Trev Comb filter delay (52 ns) 
1.5/4 Trf Notch filter delay (98 ns) 
 
The total, which doesn’t take into account the “Automatic Delay compensation” minimum 
delay, is 1655 ns which is already 83 ns higher than the expected loop delay. 
 
 
We further have to investigate the role of the notch filter from the point of view of stability. 
This device gives a phase advance below the rf frequency and a phase lag above. 
This behaviour increases stability when the compensation k1 Trf is lower than the cavity group 
delay. 
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PS ONE-TURN-FEEDBACK SETTING UP 




Ideal loop delay Trev .(1-1/h) = Trev - Trf 
10 bit Notch filter delay 1.5 Trf/4 +40 ns 
Comb Filter delay 2/80 Trev + 15 ns 
Phase Compensation group dly 34 ns (from 4 to 10 MHz ) 






frf 8.3 MHz 
h 20 
Ideal loop delay Tloop 2290 ns = Trev - Trf 
Incompressible loop delay t2  (≈ 1537 ns) 
Comb filter delay (in terms of clock periods) 60 ns = 2 Tclk = 2Trev/80 
Notch filter delay (in terms of clock periods) 45 ns = 1.5 Trf/4 
Desired Automatic delay compensation delay 
ta 
(2290 - 105 - t2 )ns  (≈ 648 ns) 






Trev = 2396 ns 
3.5 GeV 
Trev = 2167 ns 
Ejection 26 GeV 
Trev = 2097 ns 
Tloop (h=20) = 2276 ns 
ta = 634 ns = 21.2 Tclk 
 
Tloop (h=8) = 2096 ns 
ta = 387 ns = 12.9 Tclk 
Tloop (h=20) = 2059 ns 
ta = 427 ns = 15.6 Tclk 
 
Tloop (h=8) = 1896 ns 
ta = 203 ns = 7.4 Tclk 
Tloop (h=20) = 1992 ns 
ta = 363 ns = 13.8 Tclk 
 
Tloop (h=8) = 1835 ns 
ta = 147 ns = 5.6 Tclk 
 




The total length contraction in terms of clock periods into the automatic delay compensation 
circuit is 21.5 - 5.6 = 15.9 Tclk . 
 
From the time-16-PLL phase discriminator point of view, the total phase excursion is  
(15.9/16).2π  =  0.99 . 2π [rad] 
 
This 50 % of the theoretical 4π dynamical range. 
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2.   Measure t1 
 
t1 is the total delay of the elements in between which the One-Turn-Feedback will be 
connected, except the cavity itself, ie: 
 The “Herfurth” amplifier 
 The cable to the cavity 
 The return cable from the cavity PU 
 
This measurement could be made from the “FB in” connector on the “Summing unit” to the 
Cavity return connector on the patch panel. 
(t1 should be around 1386 ns) 
 
 
3.   Compute the value  t2 = t1 + 136 ns 
 
136 ns is the fixed delay of all the components of the MHFB system, including 
interconnecting cables and the group delay of the cavity amplifier (30 ns). 
 
t2  is the incompressible delay of the loop (should be around 1522 ns). 
 
 
4.   Set the delay unit to the value t2 . 
 
At reset, the phase lag into the delay cable will then be (2π 8.3 MHz . 1522 ns) = 12.63 [2π] 
rad. This will increase the loop delay of 0.37 [2π] rad. This can be counteracted by either 
decreasing the phase offset of the time-16 PLL of 0.63 [2π rad], or by increasing it of 0.37 [2π 
rad] to reach the next 2π multiple. This last value is the one to be applied as it corresponds to 
a greater dymamical of the automatic delay compensation circuit (The phase tends to decrease 
with the frequency increase or with the harmonic number decrease). 
 
 
5.   Set the switches on the automatic delay compensation to 17 
 
This value is obtained by calculating the integer part of ( 2155 - t2 [ns] )/30.12 - 4.5 
At reset the delay will be of  21.5 Tclk 
 
 
6.   Set the phase offset on the Time-16-PLL to  +8.3o  (= 0.37 x 2π/16 rad) 
 
This will be added to the previous 21.5 Tclk to compensate the phase lag into the delay cable. 
 
 
7.  Turn the potentiometer on the Aut. Delay Comp. to the maximum attenuation 
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9.  Send a pulse on  the “Open Loop” input of the “Logic Control” 
      Send a pulse on  the “Reset” input of the “Aut. Delay Comp.” 
      Send a pulse on  the “Close Loop” input of the “Logic Control” 
      Put the Cavity and its Tuning “ON” 
      Set the Local Cavity Voltage Program to a value big enough to close the Fine Tuning 
Loop 











If the image is not as symmetric as in this example, first send a pulse train on the “Reset” 
input of the “Aut. Dly Comp” (1 Hertz or so) so that the further offset settings will not act on 
more than one clock period and so will preserve the reset conditions. 
 
You should then set the offset potentiometer on the “Clock Generation”and turn it 
anticlockwise maximally so as to increase the voltage to a maximum level on the “Test” point 
placed on the front panel. 
This will insure a maximum working range as the voltage tends to drop when the revolution 
frequency increases or when the harmonic number decreases. 
 
Then turn the potentiometer clockwise till you reach the desired symmetry. 
 
Decrease the “attenuation” potentiometer until you get the right attenuation (bottom of 
notches 15 dB bellow the resonance level of the cavity 
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10. Increase the 5*frev frequency up to 2.4 MHz (ejection condition) in 100 kHz steps (so as 
not to perturb the “aut. Delay Comp.” circuit behaviour) and then increase the rf 
frequency up to 9.6 MHz in 100 kHz steps also (so as to leave time to the tuning loop to 
follow). 
      Never increase the “rf” before the “rev” because it would mean h > 20, which cannot be 
handled by the hardware. 
 
You are still now at h = 20, but at the ejection condition. 
The figure on the network analyser should look also symmetric, but if it is not the case we 




If the figure looks like the following one, decrease the delay value (here it corresponds to 




























11. Let us now decrease the harmonic number by decreasing the “rf” generator frequency 
(always with 100 kHz steps for the tuning loop to follow). 
 
 
First try h = 18 (frf = 8.64 MHz) and set the “Δph/Δh” potentiometer value so as to get a 
symmetric frequency response. 
 




The setting-up procedure is complete. 
 11
QUESTION: 
would it be possible to use the ancient “8 Bit Notch Filter” ? 
 
Let us try this scenario: 
 
 
Ideal loop delay Trev .(1-1/h) = Trev - Trf 
8 bit Notch filter delay 2.5 Trf/4 +25 ns 
Phase Compensation group dly 34 ns (from 4 to 10 MHz ) 
Comb Filter delay 2/80 Trev + 15 ns 






frf 8.3 MHz 
h 20 
Ideal loop delay Tloop 2290 ns = Trev - Trf 
Incompressible loop delay t2  (≈ 1522 ns) 
Comb filter delay (in terms of clock periods) 60 ns = 2 Tclk = 2Trev/80 
Notch filter delay (in terms of clock periods) 75 ns = 2.5 Trf/4 
Desired Automatic delay compensation delay 
ta 
(2290 - 135 - t2 )ns  (≈ 633 ns) 






Trev = 2396 ns 
3.5 GeV 
Trev = 2167 ns 
Ejection 26 GeV 
Trev = 2097 ns 
Tloop (h=20) = 2276 ns 
ta = 619 ns = 20.7 Tclk 
 
Tloop (h=10) = 2156 ns 
ta = 424 ns = 14.1 Tclk 
 
Tloop (h=8) = 2096 ns 
ta = 326 ns = 10.9 Tclk 
Tloop (h=20) = 2059 ns 
ta = 415 ns = 15.3 Tclk 
 
Tloop (h=10) = 1950 ns 
ta = 238 ns = 8.8 Tclk 
 
Tloop (h=8) = 1896 ns 
ta = 150 ns = 5.5 Tclk 
Tloop (h=20) = 1992 ns 
ta = 352 ns = 13.4 Tclk 
 
Tloop (h=10) = 1887 ns 
ta = 365 ns = 6.9 Tclk 
 
Tloop (h=8) = 1835 ns 
ta = 97 ns = 3.7 Tclk 
 




The total length contraction in terms of clock periods into the automatic delay compensation 
circuit is 21 - 3.7  = 17.3 Tclk . 
 
From the time-16-PLL phase discriminator point of view, the total phase excursion is  
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(17.3/16).2π  =  1.08 . 2π [rad] 
 
This 54 % of the theoretical 4π dynamical range. 
 
 
The problem exists at 26 GeV and h = 8 when the delay into the automatic clock generation 
circuit is to be 3.7 Tclk. 
This is below the minimum 5.5 Tclk obtainable by the hardware and will lead to a 1.8 Tclk or 
47 ns loop delay error. 
This also means a 64o phase error at the rf frequency and a low stability margin. 
 
 
It would be possible to use the 8 bit Notch filter if we could find a FIFO (used in the “Aut. 
Dly Comp.”) with a lower minimum pipe-line delay. 
 
 
